With the increasing complexity that is being introduced to engineered systems, the literature suggests that verification may benefit from theoretical foundations. In practice and in teaching of system engineering (SE), we typically define a verification model (simulation, test article, etc.) under the assumption that the model is a valid representation of the system design.
Members-Only Content
This content is restricted to members only.
You must be logged in with an active membership to access this page.
Please click the link below to log in. If you do not have an account or your membership is inactive, you may need to register or renew it.